

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,988,218 B2
APPLICATION NO. : 10/074296
DATED : January 17, 2006
INVENTOR(S) : Adrian J. Drexler

Page 1 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

| <u>Column, Line</u> | <u>Reads</u> | <u>Should Read</u> |
|-----------------------|--|--|
| Item (54) | "SYSTEM AND METHOD FOR POWER SAVING DELAY LOCKED LOOP CONTROL BY SELECTIVELY LOCKING DELAY INTERVAL" | --SYSTEM AND METHOD FOR POWER SAVING DELAY LOCKED LOOP CONTROL-- |
| Column 1, Lines 1-4 | "SYSTEM AND METHOD FOR POWER SAVING DELAY LOCKED LOOP CONTROL BY SELECTIVELY LOCKING DELAY INTERVAL" | --SYSTEM AND METHOD FOR POWER SAVING DELAY LOCKED LOOP CONTROL-- |
| Column 1, Line 10 | "delay locked look" | --delay locked loop-- |
| Column 3, Line 32 | "recognize that," | --recognize that-- |
| Column 3, Line 39 | "known that, to enable" | --know that to enable-- |
| Column 3, Line 41 | "is driven high, that the" | --is driven high, the-- |
| Column 3, Line 55 | "will not need not be actively" | --will not need to be actively-- |
| Column 4, Line 25 | "and/or disable" | --and/or disabling-- |
| Column 4, Line 35 | "device 100, may be" | --device 100 may be-- |
| Column 4, Lines 54-57 | "At that point, if no data is being written to or received by the DRAM device, and there is no need for the DLL 110 to continue switching to fine tune its synchronization with the system clock." | --At that point, if no data is being written to or received by the DRAM device, there is no need for the DLL 110 to continue switching to fine tune its synchronization with the system clock.-- |

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,988,218 B2
APPLICATION NO. : 10/074296
DATED : January 17, 2006
INVENTOR(S) : Adrian J. Drexler

Page 2 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

| <u>Column, Line</u> | <u>Reads</u> | <u>Should Read</u> |
|-----------------------|--|--|
| Column 4, Line 63 | "FIG. 2 is block diagram" | --FIG. 2 is a block diagram-- |
| Column 5, Line 48 | "in at attempt" | --in an attempt-- |
| Column 5, Lines 54-55 | "By locking in the delay interval in place once the DRAM device" | --Locking the delay interval in place once the DRAM device-- |
| Column 6, Line 5 | "later saves power" | --latter saves power-- |
| Column 8, Line 24 | "from the a time the command" | --from a time the command-- |
| Column 8, Line 57 | "from the a time the command" | --from a time the command-- |
| Column 9, Line 9 | "responsive to command" | --responsive to a command-- |
| Column 9, Line 65 | "DRAM devices the computer" | --DRAM devices of the computer-- |
| Column 10, Line 3 | "to command" | --to a command-- |

Signed and Sealed this

Twenty-fifth Day of December, 2007



JON W. DUDAS
Director of the United States Patent and Trademark Office